Cadence Virtuoso Layout Suite for Electrically Aware Design Adopted By ON Semiconductor

SAN JOSE, Calif., June 2, 2014 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that ON Semiconductor has adopted Virtuoso® Layout Suite for Electrically Aware Design (EAD) for real-time electrical analysis of parasitic and electromigration impact on its custom physical design implementation flow. With Virtuoso Layout Suite EAD, ON Semiconductor circuit and layout designers will be able to significantly reduce design time and improve the energy efficiency of their designs by immediately seeing the impact of layout decisions on circuit performance.

Cadence Logo

"As the premier supplier of high-performance silicon solutions for energy-efficient electronics, ON Semiconductor believes it is important that we continue to enhance our design flows to keep pace with our customers' demands for lower power consumption and faster time to market," said Martin Kejhar, senior technical staff engineer and scientist at ON Semiconductor. "Electrically aware design can enable us to save several iterations on the design of each block sensitive to parasitic effects. Depending on block complexity, design time savings can range from half a day to several days per block."

Virtuoso Layout Suite EAD is a unique, patented in-design electrical verification capability that enables design teams to monitor electrical issues while a layout is created, rather than wait until the layout is completed before verifying that it meets the design specifications. It allows engineers to reduce their circuit design cycle by up to 30 percent while optimizing chip size and performance. For more information on Virtuoso Layout Suite EAD, visit: www.cadence.com/news/ead.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and services is available here.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com

Featured Video
Jobs
Mechanical Engineering Technical Leader for Cisco Systems Inc at San Jose, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Mechanical Engineer for PTEC Solutions at Fremont, California
Senior Software Engineer (GIS) for SeeScan, Inc. at San Diego, California
Upcoming Events
Geo Busines 2024 at Excel London United Kingdom - Jun 5 - 6, 2024
Esri User Conference 2024 at san diego CA - Jul 15 - 19, 2024
URISA GIS Leadership Academy at Chicago IL - Aug 12 - 16, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise