Cadence Incisive Palladium III Shortens Sharp's System Design and Verification Cycle

SAN JOSE, CA -- (MARKET WIRE) -- Feb 09, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that the System Device Division of Sharp Corporation has chosen the Cadence® Incisive® Palladium® III Emulator/Accelerator for its system design and verification flow. Sharp said the Palladium technology shortened overall verification time while helping boost product quality through rapid bring-up of its system verification environment and integrated debugging flow.

The Palladium III product's system verification methodology brought Sharp greater efficiency in building its verification environment -- compared to the company's previous methodology, which relied on FPGA prototyping and breadboards -- thereby shortening the compile effort and bring-up time. By deploying the Palladium technology, Sharp eliminated the need to design and produce breadboards, as well as engineering efforts required to partition designs into several FPGA units. Bring-up of verification interfaces was simplified through the use of Cadence SpeedBridge® Adapters for leading-edge protocols. Deploying the Palladium Incisive compiler also helped save Sharp time and ensure quality.

Furthermore, Sharp leveraged the Palladium III product's FullVision debugging feature, which provides full visibility in identifying the bugs in hardware and/or software. Advanced verification techniques, such as assertions, are also supported in the Palladium verification environment, which can greatly improve product quality and traceability. These features provide Sharp verification teams the required verification throughputs and ease of use while minimizing the effort needed to debug the design in a system-level environment.

"Our major goal is the enhancement of customer satisfaction by meeting or exceeding applicable industry standards for quality and reliability," said Hiroshi Kubo, division deputy general manager of the System Device Division at Sharp. "The Palladium system enabled our new methodology while making it easier and faster to build a verification environment than with our traditional system validation with breadboards, which we mainly used in the past. The Palladium system has helped to improve our system design quality, and we plan to deploy this system-level verification solution to new projects. Ultimately it will increase overall product quality with shorter verification time and less development cost."

With the Palladium environment, engineers can start software development months earlier in the design cycle by collaborating with the hardware development team before the actual hardware descriptions are finalized or made available in silicon. This enables Sharp's teams to find and eliminate critical bugs that may exist at the system level, as well as those on hardware or software.

"The Palladium series of accelerator/emulators from Cadence is the market segment leader for system-level verification, and for good reason," said Christopher Tice, senior vice president and general manager of system design and verification at Cadence. "Sharp's experience and success using the Palladium III series highlights our ability to provide overall project-level value for system development worldwide."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, Incisive, SpeedBridge and Palladium are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information please contact:
Dean Solov
Cadence Design Systems

Email Contact

Review Article Be the first to review this article

Featured Video
ArcGIS Maps for SharePoint Product Engineer for ESRI at Redlands, California
GIS Manager - Technical Support Group / Public Works for City Of Topeka at Topeka, Kansas
Transportation Specialist - Department of Transportation - (2100115) for City of San Jose at San José,, California
GIS Manager for Union County NC at Monroe, California
Full Stack ArcGIS Software Developer for Patrick Engineering at Remote - preference for individual residing in Southeastern US (per below), Any State in the USA
Upcoming Events
INSPIRE Candidate Good Practice Webinar at Campus Ring 1 Bremen Bremen Germany - Feb 26, 2021
Milipol Asia-Pacific 2021 at Singapore - Mar 23 - 25, 2021
Geo Connect Asia 2021 at Suntec Singapore - Mar 24 - 25, 2021
University of Denver GIS Masters Degree Online

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise