Blue Pearl's Adam Taylor to Present "Identifying & Correcting Difficult to Find RTL Problems Earlier" at the FPGAworld Conference 2019

Blue Pearl Software, Inc. announced today that Professor Adam Taylor be presenting a session at the FPGAworld conference events

SANTA CLARA, Calif., Sept. 11, 2019 — (PRNewswire) —

SANTA CLARA, Calif., Sept. 11, 2019 /PRNewswire-PRWeb/ -- Blue Pearl Software, Inc., a leading provider of design automation software for ASIC, FPGA and IP RTL verification, announced today that Professor Adam Taylor be presenting a session at the FPGAworld conference events in Stockholm Sweden on September 17 and Copenhagen Denmark on September 19. The session, titled "Identifying & correcting difficult to find RTL problems earlier", explores common design issues that are found late in the development process. The talk will focus on how to quickly find and fix structural and clock domain crossing issues using Blue Pearl's Visual Verification™ Suite.

In addition, Blue Pearl will showcase the latest version of their Visual Verification Suite. With the Visual Verification Suite, designers verify as they code. The suite features HDL Creator™ smart editor, Analyze™ RTL advanced static and formal linting, an integrated debug environment, enhanced Clock Domain Crossing (CDC) analysis and automated SDC generation. An integrated Management Dashboard is also provided to track progress and deliver signoff statistics for audits and design reviews.

Stop by the Blue Pearl booth and have our experts show you how to verify as you code and discuss how to obtain your free* 6-month HDL Creator license to get started.

Not Attending FPGAworld?

About Blue Pearl Software

Blue Pearl Software, Inc. is a leading provider of DO-254 compatible design automation software for ASIC, FPGA and IP RTL verification. Our customers are RTL managers and developers in military, aerospace, semiconductor, medical, communications and safety critical design companies. The Visual Verification™ Suite speeds block and project level verification with advanced integrated RTL structural and formal linting, constraint generation and clock domain crossing analysis. Our usability is unmatched in the industry and can help your design team accelerate development and produce high reliability designs. The Visual Verification Suite is designed, tested and supported in the United States of America.

  • Free 6-month HDL Creator license is limited to qualified active FPGA or ASIC students, designers or managers and will be provided within two weeks following the event.

Press Contact:
Jenn Treiber, Blue Pearl Software, +1- 408.961.0121, x341
jenn.treiber@bluepearlsoftware.com

 

SOURCE Blue Pearl Software

Contact:
Company Name: Blue Pearl Software
Web: http://www.bluepearlsoftware.com




Review Article Be the first to review this article
Featured Video
Jobs
Geospatial Solutions Specialist for University of North Dakota at Grand Forks, North Dakota
GIS Coordinator for City of Marysville at Marysville, Ohio
GIS Analyst II for Foresters Co Op at Grass Valley, California
Mechanical Engineer in HVAC – Mid-Level for Gordon Prill, Inc at Sunnyvale, California
Mechanical Engineer II for Aehr Test Systems at Fremont, California
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Upcoming Events
InterDrone 2021 --- Cancelled at Hyatt Regency Dallas TX - Aug 10 - 12, 2021
URISA GIS Leadership Academy at 701 Lee St #960 Des Plaines IL - Aug 16 - 20, 2021
8th International Scientific Conference on SOCIAL SCIENCES (ISCSS) 2021 at Congress Centre MARITIM PARADISE BLUE Albena Bulgaria - Aug 21 - 30, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise