Live webinar: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications

Grenoble, France - October 05, 2018 --  Designing an energy-efficient SoC is a challenge: it requires different specific skills all along the design flow, from the architectural step up to the physical implementation, in order to save every possible µA in both active and sleep mode.

Low-power design techniques have been deployed in mature processes, specifically related to the integration of the power regulation network. But migrating to advanced nodes comes up with new leakage challenges to meet stringent energy-efficient expectations from the market.

After a short description of the low-power techniques, this live webinar illustrates, through a concrete example, a methodological approach to identify the optimal power architecture. It also unveils new solutions to design cost-effectively and safely an energy efficient SoC using an advanced process.

Register to webinar

During this webinar, SoC architects, designers, project leaders, and design methodology managers will go through the following agenda:

  1. Vision on the constant need to improve energy efficiency with an overview of the low-power design technics to meet the market needs
  2. Methodology to explore and compare objectively the worth of SoC power architectures – illustration on a BLE application
  3. Focus on some technical challenges with advanced process nodes - highlight on specific solutions to leverage unique FD-SOI process capabilities for minimizing SoC power consumption
  4. Introduction of a complete and consistent Power Management IP platform enabling to select and implement easily and safely advanced low-power design techniques

This webinar will be held several times:

  • For EU Time zone: October 16
  • For US Time zone: October 25

A session in Mandarin is planned on October 25. Register to the Mandarin session by  following this link.

If you want to watch the record of our previous webinars « The proven recipe for a low-power SoC » or « How to get an SoC power consumption under 0.5 µA in sleep mode », you can  ask for an access to MyDolphin.

For any other information on these webinars, you can contact  Email Contact, Communication Manager.

Review Article Be the first to review this article
Featured Video
Transit GIS analyst/planner for Jarrett Walker and Associates at Portland, Oregon
Product Design Engineer - Softgoods for Apple Inc at Cupertino, California
ASIC Architects and Hardware Engineers at D. E. Shaw Research for D. E. Shaw Research at New York, New York
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Senior Highway Engineer for RS&H at Jacksonville, Florida
Upcoming Events
URISA GIS Leadership Academy at Online Event IL - Dec 6 - 10, 2021
21st International Scientific GeoConference SGEM Vienna Green 2021 at Schonbrunn Palace Vienna Austria - Dec 7 - 11, 2021
ADW Hybrid 2021 at Amsterdam Netherlands - Jan 18 - 20, 2022
Amsterdam Drone Week: ADW Hybrid, at Amsterdam Netherlands - Jan 18 - 20, 2022

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise