Synopsys Delivers Industry's First USB 3.2 Verification IP and Test Suite for Higher Performance USB Designs

Native SystemVerilog USB VIP Features Built-in Coverage, Verification Plan, Protocol-Aware Debug and Source Code Test Suites

MOUNTAIN VIEW, Calif., Oct. 5, 2017 — (PRNewswire) —  Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of the industry's first verification IP (VIP) and UVM source code test suite to support the latest USB 3.2 specification. USB 3.2 enables new hosts and devices with USB Type-C™ to be designed as multi-lane solutions, allowing for up to two lanes of 5 Gbps or two lanes of 10 Gbps operation, doubling the data rate over the existing USB Type-C cables. It also supports re-timer enhancements.

"The USB 3.2 specification is an incremental update that defines multi-lane operation for new USB 3.2 hosts and devices with continued use of existing SuperSpeed USB physical layer data rates and encoding techniques," said Jeff Ravencraft, USB-IF president and COO. "Being first in industry, Synopsys VIP for USB 3.2 strengthens the ecosystem and facilitates early adoption and fast development of higher-performance USB designs."

Synopsys VC VIP for USB is based on native SystemVerilog/UVM architecture and features built-in comprehensive coverage, verification plan, extensive protocol checks and integration with Synopsys Verdi® protocol-aware debug for ease of use and increased productivity. Synopsys VIP includes an extensive and customizable set of frame generation, error injection capabilities and comprehensive exception list to generate negative scenarios. In addition, UVM source code test suites are also available to verify features with minimal effort and jumpstart testing of USB designs.  

"We continue to collaborate with standard organizations to develop controller, PHY, Verification IP and test suites for the latest protocols and specifications," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "By delivering USB VIP and test suites, including early support for the latest USB 3.2 standard, Synopsys enables designers to efficiently design the latest USB devices and subsystems and accelerate verification closure."

Availability

Synopsys VC VIP for USB 3.2 and source code test suites are available today to early access customers. Contact Synopsys for more information regarding the DesignWare USB 3.2 controller and PHY IP solution.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at  www.synopsys.com.

USB Type-C™ and USB-C™ are trademarks of USB Implementers Forum.

Editorial Contact: 
Carole Murchison 
Synopsys, Inc. 
650-584-4632 
carolem@synopsys.com

 

View original content: http://www.prnewswire.com/news-releases/synopsys-delivers-industrys-first-usb-32-verification-ip-and-test-suite-for-higher-performance-usb-designs-300531643.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
Featured Video
Latest Blog Posts
The Open Geospatial Consortium BlogThe OGC Blog
by The Open Geospatial Consortium Blog
Sponsorship Opportunities for the OGC Climate Change Services 2022 Pilot
Jobs
Assistant Professor in Applied GIS for University of San Diego at San Diego, California
GIS Specialist for Schneider Geospatial at Indianapolis, Indiana
Product Design Engineer - Softgoods for Apple Inc at Cupertino, California
Senior Highway Engineer for RS&H at Jacksonville, Florida
ASIC Architects and Hardware Engineers at D. E. Shaw Research for D. E. Shaw Research at New York, New York
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Upcoming Events
GIS-Pro 2021: URISA's 59th Annual Conference at 701 Lee St #960 Des Plaines IL - Oct 3 - 6, 2021
Autodesk University 2021 | Free digital conference at United States - Oct 5 - 14, 2021
IEC 61850 Week 2021 at United Kingdom - Oct 18 - 22, 2021
Geospatial World Forum 2021 at Amsterdam Netherlands - Oct 20 - 22, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise